



PATENT
Docket Number: 16356.737 (DC-02355)
Customer No.: 000027683

IN THE CLAIMS:

Please amend the claims as follows:

A marked up copy of each amended claim pursuant to 37 CFR § 1.121
(c)(1)(ii) appears on the page immediately following the amended claim.

- A14
Sub B1
1. (Amended) A computing system comprising:
a processor with various power state conditions, wherein the processor performs at
a selectable operating mode;
a north-bridge controller;
a south-bridge controller;
a clock;
a power supply; and
a logic device interfaced to the processor, the north-bridge controller; the south-
bridge controller; the clock; and the power supply, whereby the logic device
asserts a transition to a different operating mode on the processor while the
processor is in a deep sleep power state, and upon transition back to
operating power state, the clock provides a frequency and the power supply
provides a voltage matched to the different operating mode.